p.6

Appl. No. 10/001,472 Reply to Office action of 09/23/2003

## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

Claim 1. (currently amended) An integrated circuit, comprising:

Jacqueline J Garner

- a semiconductor device comprising a transistor gate;
- a contact layer disposed outwardly from the semiconductor device and operable to provide electrical connection to the semiconductor device; and
- a dielectric layer disposed inwardly from the contact layer and outwardly from th semiconductor device, the dielectric layer comprising an at least substantially porous dielectric material doped with at least one dopant, wherein the dielectric layer laterally surrounds the transistor gate.
- Claim 2. (original) The integrated circuit of Claim 1, wherein the dopant comprises at least one of phosphorus, fluorine, carbon, and boron.
- Claim 3. (original) The integrated circuit of Claim 1, wherein the at least substantially porous dielectric material comprises an at least substantially porous oxide.
- Claim 4. (original) The integrated circuit of Claim 1, wherein the semiconductor device comprises a transistor.
- Claim 5. (original) The integrated circuit of Claim 1, further comprising a nitride layer disposed between at least a portion of the semiconductor device and the dielectric layer.
- Claim 6. (currently amended) A transistor, comprising:
  - a semiconductor substrate comprising a source region and a drain region;

Appl. No. 10/001,472 Reply to Office action of 09/23/2003

a transistor gate disposed outwardly from the semiconductor substrate and between the source and drain regions;

Jacqueline J Garner

- a contact layer disposed outwardly from the semiconductor substrate and operable to provide electrical connection to the source and drain regions; and
- a dielectric layer disposed inwardly from the contact layer, and outwardly from the semiconductor substrate, and laterally from the transistor gate, the dielectric layer comprising an at least substantially porous dielectric material doped with at least one dopant, wherein a portion of said contact layer extends through the dielectric layer and is laterally separated from said transistor gate by said dielectric layer.
- Claim 7. (original) The transistor of Claim 6, wherein the dopant comprises at least one of phosphorus, fluorine, carbon, and boron.
- Claim 8. (original) The transistor of Claim 6, wherein the at least substantially porous dielectric material comprises an at least substantially porous oxide.
- Claim 9. (original) The transistor of Claim 6, further comprising a gate dielectric disposed outwardly from the semiconductor substrate and inwardly from the transistor gate.
- Claim 10. (original) The transistor of Claim 6, further comprising a nitride layer disposed between at least a portion of the semiconductor substrate and the dielectric layer.

Claims 11-20 (cancelled)

- Claim 21. (currently amended) An integrated circuit, comprising:
  - a semiconductor substrate:
  - a transistor gate located over said semiconductor substrate
  - a lowermost metal interconnect layer formed over said semiconductor substrate;

Appl. No. 10/001,472 Reply to Office action of 09/23/2003

a polysilicon/metal 1 dielectric (PMD) between said lowermost metal interconnect layer and the semiconductor substrate, the PMD dielectric comprising an at least substantially porous dielectric material doped with at least one dopant; and

a contact extending through said dielectric from said lowermost interconnect layer, wherein said contact is laterally separated from said transistor gate by said dielectric.

Claim 22. (previously presented) The integrated circuit of claim 21, wherein said at least one dopant comprises phosphorus.

Claim 23. (previously presented) The integrated circuit of claim 21, wherein said at least one dopant comprises fluorine.

Claim 24. (previously presented) The integrated circuit of claim 21, wherein said at least one dopant comprises carbon.

Claim 25. (previously presented) The integrated circuit of claim 21, wherein said at least one dopant comprises boron.